



**30V N-Ch Power MOSFET**
**Feature**

- ◇ High Speed Power Switching, Logic Level
- ◇ Enhanced Avalanche Ruggedness
- ◇ 100% UIS Tested, 100% Rg Tested
- ◇ Lead Free, Halogen Free

$V_{DS}$	30	V
$R_{DS(on),typ}$   $V_{GS}=10V$	5	$m\Omega$
$I_D$ (Silicon Limited)	26	A

**Application**

- ◇ Hard Switching and High Speed Circuit
- ◇ DC/DC in Telecoms and Industrial


**DFN3x3**


Part Number	Package	Marking
HTM060N03	DFN3*3	TM060N03

**Absolute Maximum Ratings at  $T_j=25^\circ C$  (unless otherwise specified)**

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current (Silicon Limited)	$I_D$	$T_C=25^\circ C$	26	A
		$T_C=100^\circ C$	18.5	
Drain to Source Voltage	$V_{DS}$	-	30	V
Gate to Source Voltage	$V_{GS}$	-	$\pm 20$	V
Pulsed Drain Current	$I_{DM}$	-	104	A
Avalanche Energy, Single Pulse	$E_{AS}$	$L=0.1mH, T_C=25^\circ C$	9.8	mJ
Power Dissipation	$P_D$	$T_C=25^\circ C$	21	W
Operating and Storage Temperature	$T_J, T_{stg}$	-	-55 to 150	°C

**Absolute Maximum Ratings**

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Ambient	$R_{\theta JA}$	50	°C/W
Thermal Resistance Junction-Case	$R_{\theta JC}$	6	°C/W

**Electrical Characteristics at  $T_j=25^\circ\text{C}$  (unless otherwise specified)**
**Static Characteristics**

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	30	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_D=250\mu\text{A}$	1	1.5	3	
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=24\text{V}, T_j=25^\circ\text{C}$	-	-	1	$\mu\text{A}$
		$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=20\text{V}, T_j=125^\circ\text{C}$	-	-	25	
Gate to Source Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
Drain to Source on Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_D=14\text{A}$	-	5	6	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_D=10\text{A}$	-	7.5	9.5	
Transconductance	$g_{\text{fs}}$	$V_{\text{DS}}=5\text{V}, I_D=14\text{A}$	-	25	-	S
Gate Resistance	$R_G$	$V_{\text{GS}}=15\text{mV}, V_{\text{DS}}=0\text{V}, f=1\text{MHz}$	-	1.2	-	$\Omega$

**Dynamic Characteristics**

Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=15\text{V}, f=1\text{MHz}$	-	1983	-	pF
Output Capacitance	$C_{\text{oss}}$		-	328	-	
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	287	-	
Total Gate Charge	$Q_g(10\text{V})$	$V_{\text{DD}}=15\text{V}, I_D=14\text{A}, V_{\text{GS}}=10\text{V}$	-	34.6	-	nC
	$Q_g(4.5\text{V})$		-	21	-	
Gate to Source Charge	$Q_{\text{gs}}$		-	4.8	-	
Gate to Drain (Miller) Charge	$Q_{\text{gd}}$		-	9.7	-	
Turn on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=15\text{V}, I_D=1\text{A}, V_{\text{GS}}=10\text{V}, R_G=6\Omega$	-	9	-	ns
Rise time	$t_r$		-	20	-	
Turn off Delay Time	$t_{\text{d}(\text{off})}$		-	25	-	
Fall Time	$t_f$		-	3	-	

**Reverse Diode Characteristics**

Diode Forward Voltage	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_F=4\text{A}$	-		1.2	V
Reverse Recovery Time	$t_{\text{rr}}$	$I_F=4\text{A}, dI_F/dt=100\text{A}/\mu\text{s}$	-	32	-	ns
Reverse Recovery Charge	$Q_{\text{rr}}$		-	12	-	nC







**Fig 1. Typical Output Characteristics**

**Figure 2. On-Resistance vs. Gate-Source Voltage**

**Figure 3. On-Resistance vs. Drain Current and Gate Voltage**

**Figure 4. Normalized On-Resistance vs. Junction Temperature**

**Figure 5. Typical Transfer Characteristics**

**Figure 6. Typical Source-Drain Diode Forward Voltage**


Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation










Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Ambient





**Package Outline**
**DFN3x3\_P, 8leads**

**Dimension in mm**

Dimension	A	A1	b	c	D	D1	E	E1	E2	E3	e	L	L1	θ1
Min.	0.70	0	0.24	0.10	2.95	2.25	3.15	2.95	1.65		0.30			0°
Typ.	0.80		0.30	0.152	3.00	2.35	3.20	3.00	1.75	0.575	0.65	0.40	0.13	10°
Max.	0.90	0.05	0.37	0.25	3.15	2.45	3.40	3.15	1.96		0.50			12°